Prachi Mishra, Abhishek Tomar, and Prakhar Hari. “Optimized Booth Multiplier-Based FPGA Design for Least Square Channel Estimation”. International Journal of Communication Networks and Information Security (IJCNIS) 16, no. 1 (Special Issue) (September 2, 2024): 484–494. Accessed November 5, 2024. https://ijcnis.org/index.php/ijcnis/article/view/6836.