HP4 High-Performance Programmable Packet Parser

Amr Ibrahim(1*)
(1) Systems Engineering and Computer Department Faculty of Engineering, Alazhar University Cairo, Egypt Computer Science Department College of Computer and Information Technology, University of Bisha Bisha, KSA
(*) Corresponding Author

Abstract

Now, header parsing is the main topic in the modern network systems to support many operations such as packet processing and security functions. The header parser design has a significant effect on the network devices' performances (latency, throughput, and resource utilization). However, the header parser design suffers from a lot number of difficulties, such as the incrementing in network throughput and a variety of protocols. Therefore, the programmable hardware packet parsing is the best solution to meet the dynamic reconfiguration and speed needs. Field Programmable Gate Array (FPGA) is an appropriate device for programmable high-speed packet implementation. This paper introduces a novel FPGA High-Performance Programmable Packet Parser architecture (HP4). HP4 automatically generated by the P4 (Programming protocol-independent Packet Processors) to optimize the speed, dynamic reconfiguration, and resource consumption. The HP4 shows a pipelined packet parser dynamic reconfiguration and low latency. In addition to high throughput (over 600 Gb/s), HP4 resource utilization is less than 7.5 percent of Virtex-7 870HT, and latency is about 88 ns. HP4 can use in a high-speed dynamic packet switch and network security.

Article Statistic

Abstract view : 20 times
PDF views : 12 times

How To Cite This :

Refbacks

  • There are currently no refbacks.


Institute of Computing, International Journal of Communication Networks and Information Security (IJCNIS)               ISSN: 2073-607X (Online)